Flicker noise up-conversion into close-in 1/f 3 phase noise is still one of the major issues in the design of CMOS oscillators. Suppression techniques have been recently presented suggesting (i) adoption of a resonant network [1] , (ii) reduction of transistor size [2] or (iii) insertion of source degeneration [3] . However, resonant solutions do not guarantee suppression over a wide frequency range, while the other options affect the oscillator start-up margin and degrade the "white" 1/f 2 phase noise. This work presents an alternative technique that does not rely on resonant elements and does not affect both start-up margin and 1/f 2 phase noise. Demonstration of the technique is described in a 65nm CMOS VCO design.
phase noise is still one of the major issues in the design of CMOS oscillators. Suppression techniques have been recently presented suggesting (i) adoption of a resonant network [1] , (ii) reduction of transistor size [2] or (iii) insertion of source degeneration [3] . However, resonant solutions do not guarantee suppression over a wide frequency range, while the other options affect the oscillator start-up margin and degrade the "white" 1/f 2 phase noise. This work presents an alternative technique that does not rely on resonant elements and does not affect both start-up margin and 1/f 2 phase noise. Demonstration of the technique is described in a 65nm CMOS VCO design.
Technique rationale: Figure 2 .7.1 shows an LC-tuned cross-coupled oscillator topology without tail current source. The circuit features minimum 1/f 3 noise [4] and is therefore the best testbench for suppressing the up-conversion of FET 1/f noise. Figure 2 .7.1 also shows the net current flowing into the tank along with the resonator voltage. The current waveform is not a square wave. It peaks just before and after voltage zero crossings while dropping at the voltage peaks, when the drain-source voltage across the conducting FETs decreases, driving the components into the ohmic regime. For most of the oscillation period the transistors are therefore either off or in triode, except for the start-up and for a short fraction of the period around zero-crossings. Thus, to first order, the voltage supply and the switching FETs can be modeled as a square-wave generator ±V DD in series with the r on FET channel resistances. In other words the resonator current can be regarded as the superposition of a square-wave current ±V DD /2r on and a harmonic current flowing through the resistance 2r on in parallel with the tank (Fig. 2.7.1 ). Both the oscillation amplitude A 0 and the quality factor, Q, can be calculated by referring to the equivalent circuit in Fig. 2 .7.1, and taking r on to be constant for simplicity. The finite Q value makes the oscillation frequency slightly lower than the tank resonance frequency ω 0 [5] . Hence, any r on modulation affecting the Q value generates a frequency modulation with sensitivity Δω/Δr on > 0. Since FET 1/f noise, in both ohmic and saturation regions, can be represented as a noise generator in series with the gate, this mechanism provides an effective way for up-conversion of flicker noise to 1/f 3 phase noise. Simulations confirm that by reducing the FET widths (i.e. increasing r on ), 1) frequency approaches the ideal target value ω o , 2) 1/f 3 noise decreases, and 3) start-up margin is eroded. This analysis suggests to pursue noise improvement by adding a resistor in series with each drain, as shown in Fig. 2 .7.2. The constant component value, adding to the variable r on , makes the resonator Q and the oscillation frequency less sensitive to any r on modulation. Provided that all FETs are in saturation when the circuit is balanced, the start-up remains unaffected.
Simulation: Figure 2 .7.3 shows simulation results for the 1/f 3 phase noise at 1kHz offset as a function of R. By increasing R, the close-in phase noise decreases, reaching a minimum set by the sole 1/f 2 contribution. The rise at large R values is due to the FET parasitic capacitances. In fact, if a parasitic C p is added at the FET drains, the phase noise curve starts to increase at lower R values. This phenomenon can be modeled by including the C p capacitances in the equivalent circuit as shown in Fig. 2 .7.2 (valid for R << 1/ω 0 C p and C p << C). When R is small, C p and C are in parallel and resonate with the inductor L. However, by increasing R, the C p capacitance decouples from the tank, adding a pole in the oscillator open-loop gain at about 1/(r on C p ). The resulting extra phase delay θ ≅ (ω 0 ×r on ×C p ) leads to an additional negative shift of the oscillation frequency [2] and to further dependence of the resonance frequency on C p and r on with sensitivity Δω/Δr on < 0. The simulations in Fig. 2 .7.3 confirm that for large R values, the larger C p , the larger the close-in phase noise. Fig. 2.7.3 show the phase noise at 1MHz offset for the same C p values). In fact, the resistors cause a slight reduction of the oscillation amplitude (if 2R < R T , see the expression in Fig. 2.7.2 ), but reduce Q loading and loss-associated thermal noise. The resulting impact on the 1/f 2 region is therefore negligible.
Implementation and results: The proposed VCO was implemented in a 65nm CMOS process. Figure 2 .7.4 shows the circuit together with its output differential buffer, which creates a 2ω 0 disturbance on the supply rail. Note that the 1/f noise from the buffer transistors is upconverted as supply noise around 2ω 0 then further down-converted at ω 0 by the VCO switching as 1/f amplitude noise across the tank, finally giving rise to 1/f 3 phase noise [4] . Since 1/f 3 noise in the VCO core is very low, the network R F -C F -R F is needed to filter out the signal at 2ω 0 , avoiding any residual 1/f 3 contribution. The VCO tank features a quality factor of about 10 at 3GHz. The capacitance is made of two banks of 20 switched metal-metal capacitors and two thick-oxide MOS varactors. All the resistors are poly type. The widths of the p-and nFETs are in a ratio of two to one, in order to bias the oscillation voltage at the middle of the supply rails, and so are their drain parasitic capacitances. As a result, the drain resistors have been scaled accordingly. (The R and C p values reported in Fig. 2.7.3 refer to the nFETs) . The measured tuning range spans between 3.0 and 3.6GHz with a maximum power consumption of 0.7mW from the 1.2V supply (excluding buffers). A VCO with identical topology but with no drain resistors was fabricated as a reference on the same die (Figure 2 .7.7 shows the photo of both oscillators). 
